{"name":"nyavana-fpga-lsp","owner":{"name":"ClaudePluginHub"},"plugins":[{"name":"nyavana-fpga-lsp-plugins-fpga-lsp","source":{"source":"github","repo":"nyavana/fpga-lsp"},"description":"Verible + rust_hdl LSP wiring for SystemVerilog/Verilog/VHDL in Claude Code.","version":"1.0.0","strict":true,"keywords":["lsp","systemverilog","verilog","vhdl","fpga","verible"],"category":"utilities"}]}