{"name":"chuanseng-ng-analog-chip-design-agents","owner":{"name":"ClaudePluginHub"},"plugins":[{"name":"chuanseng-ng-analog-design-architecture-plugins-architecture","source":{"source":"github","repo":"chuanseng-ng/analog-chip-design-agents"},"description":"Signal-chain budgeting, per-block spec allocation, and feasibility for analog/mixed-signal","version":"0.1.0","strict":true,"keywords":[],"category":"utilities"},{"name":"chuanseng-ng-analog-design-modeling-plugins-modeling","source":{"source":"github","repo":"chuanseng-ng/analog-chip-design-agents"},"description":"Verilog-A/AMS, VHDL-AMS and SystemVerilog real-number modeling, OSDI compilation, connect modules","version":"0.1.0","strict":true,"keywords":[],"category":"utilities"},{"name":"chuanseng-ng-analog-design-circuit-plugins-circuit","source":{"source":"github","repo":"chuanseng-ng/analog-chip-design-agents"},"description":"Topology selection, device sizing/biasing, schematic capture, pre-layout ERC and design review","version":"0.1.0","strict":true,"keywords":[],"category":"development"},{"name":"chuanseng-ng-analog-design-simulation-plugins-simulation","source":{"source":"github","repo":"chuanseng-ng/analog-chip-design-agents"},"description":"SPICE analyses (DC/AC/transient/noise), PVT corners and Monte-Carlo spec sign-off","version":"0.1.0","strict":true,"keywords":[],"category":"utilities"},{"name":"chuanseng-ng-analog-design-ams-verification-plugins-ams-verification","source":{"source":"github","repo":"chuanseng-ng/analog-chip-design-agents"},"description":"Mixed-signal co-simulation, connect rules, RNM regression, and coverage closure","version":"0.1.0","strict":true,"keywords":[],"category":"utilities"},{"name":"chuanseng-ng-analog-design-layout-plugins-layout","source":{"source":"github","repo":"chuanseng-ng/analog-chip-design-agents"},"description":"Analog custom layout — floorplan, matched device generation, symmetry/shielded place and route","version":"0.1.0","strict":true,"keywords":[],"category":"development"},{"name":"chuanseng-ng-analog-design-physical-verification-plugins-physical-verification","source":{"source":"github","repo":"chuanseng-ng/analog-chip-design-agents"},"description":"DRC, LVS, antenna/ERC and density/DFM sign-off against foundry decks","version":"0.1.0","strict":true,"keywords":[],"category":"utilities"},{"name":"chuanseng-ng-analog-design-extraction-plugins-extraction","source":{"source":"github","repo":"chuanseng-ng/analog-chip-design-agents"},"description":"RC and coupling parasitic extraction and back-annotated post-layout netlist generation","version":"0.1.0","strict":true,"keywords":[],"category":"utilities"},{"name":"chuanseng-ng-analog-design-post-layout-plugins-post-layout","source":{"source":"github","repo":"chuanseng-ng/analog-chip-design-agents"},"description":"Post-PEX corner and Monte-Carlo simulation, spec re-verification, and tape-out gating","version":"0.1.0","strict":true,"keywords":[],"category":"utilities"},{"name":"chuanseng-ng-analog-design-reliability-plugins-reliability","source":{"source":"github","repo":"chuanseng-ng/analog-chip-design-agents"},"description":"Electromigration, IR-drop, ESD, latch-up and aging (HCI/NBTI) analysis and sign-off","version":"0.1.0","strict":true,"keywords":[],"category":"deployment"},{"name":"chuanseng-ng-analog-design-characterization-plugins-characterization","source":{"source":"github","repo":"chuanseng-ng/analog-chip-design-agents"},"description":"Timing/power/noise characterization and Liberty (.lib) / behavioral model generation","version":"0.1.0","strict":true,"keywords":[],"category":"utilities"},{"name":"chuanseng-ng-analog-design-rf-plugins-rf","source":{"source":"github","repo":"chuanseng-ng/analog-chip-design-agents"},"description":"RF/mmWave design — S-parameter, harmonic balance, Pnoise/PAC, IP3 and load-pull","version":"0.1.0","strict":true,"keywords":[],"category":"utilities"},{"name":"chuanseng-ng-analog-design-em-plugins-em","source":{"source":"github","repo":"chuanseng-ng/analog-chip-design-agents"},"description":"Electromagnetic solving for passives/antennas, S-parameter extraction and lumped-model fitting","version":"0.1.0","strict":true,"keywords":[],"category":"utilities"},{"name":"chuanseng-ng-analog-design-ams-integration-plugins-ams-integration","source":{"source":"github","repo":"chuanseng-ng/analog-chip-design-agents"},"description":"Mixed-signal top assembly, boundary/connect rules, chip-level AMS sim and power intent","version":"0.1.0","strict":true,"keywords":[],"category":"utilities"},{"name":"chuanseng-ng-analog-design-infrastructure-plugins-infrastructure","source":{"source":"github","repo":"chuanseng-ng/analog-chip-design-agents"},"description":"Analog/RF tool detection, JSON output wrappers, MCP config, and memory distillation","version":"0.1.0","strict":true,"keywords":[],"category":"utilities"},{"name":"chuanseng-ng-analog-design-meta-plugins-meta","source":{"source":"github","repo":"chuanseng-ng/analog-chip-design-agents"},"description":"Cross-domain pipeline orchestrator — design_state.json fix_request loop with iteration cap and checkpoints","version":"0.1.0","strict":true,"keywords":[],"category":"utilities"}]}